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[57l ABSTRArn 
A method for promoting quantum efficiency (QE) of a 
CCD imaging sensor for UV, far UV and low energy 
x-ray wavelengths by overthinning the back side be- 
yond the interface between the substrate and the photo- 
sensitive semiconductor material, and flooding the back 
side with UV prior to using the sensor for imaging. This 
W flooding promotes an accumulation layer of posi- 
tive states in the oxide film over the thinned sensor to 
greatly increase QE for either frontside or backside 
illumination. A permanent or semipermanent image 
(analog information) may be stored in a frontside Si02 
layer over the photosensitive semiconductor material 
using implanted ions for a permanent storage and in- 
tense photon radiation for a semipermanent storage. To 
read out this stored information, the gate potential of the 
CCD is biased more negative than that used for normal 
imaging, and excess charge current thus produced 
through the oxide is integrated in the pixel wells for 
subsequent readout by charge transfer from well to well 
in the usual manner. 
11 Claims, 10 Drawing Sheets 
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CCD IMAGING SENSORS 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
This is a continuation of application Ser. No. 642,417, 
filed 8/20/84, now abandoned. 
FIELD OF THE INVENTION 
This invention relates to charge-coupled devices 
(CCDs), and more particularly to improvements in the 
performance of thinned backside-illuminated sensors 
for blue, ultraviolet, far ultraviolet, and low energy 
x-ray wavelengths. A photon or ion implanted analog 
memory may be optionally provided without interfer- 
ing with normal image sensing. 
BACKGROUND OF THE INVENTION 
Charge-coupled devices (CCDs) were first intro- 
duced by Bell Telephone Laboratories in 1970. The 
potential of these devices was quickly recognized, and 
used spanning almost all electronic fields were pro- 
posed. The ability to store charge led immediately to 
proposals of CCD memories and logic circuits. The 
ability to work in the charge domain has its advantages 
in the signal processing area. And, of course, the ability 
of silicon to detect visible radiation caused CCDs to be 
quickly developed as imaging sensors. Laboratory re- 
search now indicates that the CCD technology offers 
unprecedented capabilities in the area of radiation de- 
tection: 
(1) Spectral response extends over a remarkable 
range of photon and particle energies. Devices exist that 
respond to pho.fons throughout the entire spectral range 
of 1 to 10,OOO A and to electrons of energy greater than 
1 keV. 
(2) While noise performance varies dramatically 
among CCDs, levels as low as 7 e- (rms) per pixel have 
been realized in groundbased astronomical instruments 
and 4 e- (rms) per pixel in laboratory cameras. Such 
levels permit the detection and measurement of very 
faint incident radiation, particularly when coupled with 
the CCD’s capacity to integrate for long periods (sev- 
eral hours) at low temperature. Noise levels as low as 1 
e- appear achievable in the future. 
(3) For wavelengths below about 100 A (120 ev), 
CCDs provide photon-counting sensitivity that is 
equivalent to or better than that of photocathode/- 
photomultiplier devices. With foreseeable reductions in 
CCD noise, such photon-counting performance could 
be extended to wavelengths as great as loo0 A (12 ev). 
(4) For wavelengths below about 10 A (> 1200 ev), 
some current CCDs can directly measure the photon 
energy with an accuracy of about 200 eV ( 3 4 .  Foresee- 
able improvements in noise performance and device 
structure could lead to-accuracies of 5O-eV at wave- 
lengths as great as 100 A (120 ev). 
(5)  Existing chips offer formats as great as 
1 0 2 4 ~  1024 pixels and physical sizes as large as 1 8 ~  18 
nun, both of which are well in excess of that needed for 
current bandwidth limited broadcast applications, but 
are of substantial value to scientific users. Single devices 
of approximately three times this size are under devel- 
opment, and mosaicked arrays of CCDs can provide 
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still greater focal plane coverage in ways that are im- 
possible with vidicons. 
Current scientific applications exploit these capabilities 
to only a very small degree. 
CCD Structures 
While the concept of charge coupling is well defined, 
it has been implemented by semiconductor manufactur- 
ers in a wide variety of ways. Two specific CCD struc- 
tures which represent quite well the diversity of ap- 
proaches will first be described. FIG. 1 illustrates sche- 
matically a cross section of one pixel in a three-phase 
CCD. The pixel consists of three overlying gates that 
induce a potential profile to gather and confine photon 
produced charge units (e-). By clocking these gate 
potentials in a coordinated fashion, the charge units can 
be made to physically travel through the silicon into an 
adjacent pixel. The oxide and overlapping gates are 
thick enough to absorb short-wavelength photons and 
soft x-rays, so that the silicon substrate of the device is 
thinned to about 10 pm and illuminated from the back. 
See U.S. Pat. No. 4,245,158, and particularly column 5 
for a discussion of this backside illumination technology 
for the three-phase CCD. 
FIG. 2 illustrates schematically a cross section of one 
pixel in a virtual-phase CCD. In this device, a four-step 
potential profile within each pixel is achieved with ion 
implantation, and a single overlying gate clocks two of 
these potential steps to effect charge transfer. FIG. 2 
shows schematic diagrams of the potential well configu- 
ration for the virtual-phase CCD. There are four sec- 
tions in a pixel of interest from left to right. The fust and 
second sections under a gate 10 are called the clock 
barrier and clocked well, respectively. The next section 
is called the virtual phase, which functions as a fmed 
barrier, and the last section is called the well because it 
has the lowest potential when the first two sections are 
up under control of the gate, Le., when the negative 
control signal $1 applied to the gate is low. During one 
phase, the gate is held at a high negative voltage, so that 
the first two sections are at a low potential for accumu- 
lation of electrons. Then for transfer of the charge from 
left to right, the negative gate voltage is lowered, thus 
raising the potential in the first two sections from the 
levels shown in dashed line to the levels shown in solid 
line. Since there is only one gate layer that overlies half 
of each pixel, it is possible to achieve significant short- 
wavelength response with frontside illumination. Other 
CCD structures include two-phase and four-phase de- 
signs. The virtual phase CCD is an extension of the 
two-phase CCD. 
Virtual-Phase CCD Operation 
It is known that the two-phase structure can be oper- 
ated with a single clock that is driven above and below 
a fixed dc potential applied to the other phase, as shown 
in FIG. 3. For a virtual-phase CCD, however, the clock 
that is held as the dc potential in the two-phase CCD is 
fabricated into the silicon by implanting positive (+) 
ions, as noted above, and is biased at the substrate poten- 
tial as shown in FIG. 4. The method by which this 
virtual-phase gate (indicated by the legend VP in FIG. 
4) is operated is based on a phenomenon called “poten- 
tial pinning” which will now be described. 
For this discussion, it is assumed that an n-type buried 
channel is used. FIG. 5 is a typical potential profile for 
a buried-channel CCD. The gate voltage is indicated by 
V, and the surface and maximum potentials are indi- 
cated by the symbols +s and $m, respectively. As the 
4,798,958 
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gate voltage Vgis lowered to a more negative bias from ber of readouts. This phenomenon of memory for multi- 
Vgl to Vgz, the surface potential +$is also lowered from ple readout in the virtual-phase CCD is due to the abil- 
until it reaches the level where &=O. At this point ity to bias the control gate past channel inversion into 
holes from the implanted regions flow across the sur- what has been called th “excess charge region” where 
face, causing a channel inversion. The inversion forms 5 electrons flow freely into the oxide layer just under the 
an effective back bias, which “pins” the surface poten- gate electrode. There the electrons recombine with the 
tial and prevents further lowering of c)~. The maximum radiation induced holes. This produces conductivity 
potential (Pmz shown in FIG. 5 when +a=O remains at differences throughout the oxide layer over the array of 
a fixed positive value and allows photo-generated pixels. An image thus produced by excess charge in the 
charge to collect or transfer under the layer of holes. 10 oxide layer, which may be called to oxide image, as 
The potential of the virtual-phase gate VP is thus cre- distinct from the normal CCD image, may be read out 
ated within the implanted virtual phase and well regions many times by proper control of the gate bias. The 
of the sensitive silicon, and remains fved (pinned) dur- oxide image, or analog information, may thus be stored 
ing both a photon integration phase (dashed line in FIG. and repeatedly retrieved, and in the case of the photon 
4) and a transfer phase (solid line in FIG. 4). In that 15 created oxide image, it may be erased. 
SUMMARY OF THE INVENTION manner, a “pinned” potential y h d  phase and well for the CCD replaces the dc gate potential used in the 
two-phase device described above with reference to In accordance with one aspect of the present inven- 
FIG. 3. tion, a method is provided to promote quantum efi- 
By comparing FIG. 4 with FIG. 3, it is seen that the 20 ciency of a CCD imaging sensor for blue, ultraviolet, 
virtual-phase CCD achieves the same result with a sin- far ultraviolet and low energy x-ray wavelengths, com- 
gle gate electrode per pixel that the two-phase CCD prised of the steps of overthinning the back side to 
achieves with two electrodes per pixel. The two sec- remove substrate material and some of the photosensi- 
tions under the single gate electrode are active during tive semiconductor material, such as high purity Si or 
the clocked phase of a transfer, and the other two sec- 25 HgCdTe, and subjecting the back side of the over- 
tions are active as a channel stop during the other vir- thinned detector to an intense flood of ultraviolet radia- 
tual phase used to integrate photon produced charge tion prior to using the sensor for imaging. The dtravio- 
units in the clocked well (second of four sections in the let flooding conditions the CCD detector for imaging 
virtual-phase CCD pixel). These sections are therefore with very high quantum efficiency for an extended 
called the “clocked phase” and the “virtual phase” 30 period (months) of use if operated at a very low temper- 
sections of a pixel. ature, such as at nitrogen cooled temperature of - 130”. 
In fabrication, all four sections are first doped uni- A dead region (Le. a depletion region) of potential wells 
formly, forming an n-type buried channel 12. The PO- about 6OOO A deep across the o v e r t b e d  detector will 
tential well in the clocked phase (i.e., under the gate IO) exist just under a native Si02 film produced on the 
is formed by a shallow n-type implant under the second 35 thinned detector as a result of the etching and cleaning 
section, indicated by + + + + in FIG. 2. A deep n-type procedures used for thinning. This Si02 film is full of 
implant is used to form the virtual barrier in the third electron traps (mainly defects at its outer surface). Pho- 
section, and an even heavier deep n-type implant is used toemission of electrons from the valence band of the 
in the fourth section to form a potential well there. sensitive layer into the conduction band of the adjacent 
Because doping within this last section of the virtual 40 Si02 film on the back side cause the backside potential 
phase is high, pinning this section would require a large wells in the dead region to collapse. The dead region of 
negative gate bias. This can be avoided by a shallow potential wells thus becomes a U V  flood-promoted 
p-type implant indicated by - - - - in FIG. 2. Such a accumulation layer of positive states to greatly increase 
p-type implant close to the surface of the silicon forces the quantum efficiency of the CCD detector for either 
the surface potential to stay pinned for both negative 45 frontside or backside illumination. 
and positive gate voltages. Thus, the gate electrode In a buried channel CCD having an oxide layer on 
over the virtual phase (third and fourth sections) can the front side over the sensitive semiconductor material, 
actually be eliminated since it does not affect the poten- analog information may be stored as positive states in 
tial profile in the silicon. Eliminating the gate improves the oxide layer created by ionizing radiation in the form 
quantum efficiency for frontside illumination in the blue 50 of an intense photon beam or an ion beam in a desired 
region of the spectrum. pattern which conveys the information. Such informa- 
As will be described more fully hereinafter, the pres- tion may be read out by first clearing the CCD pixel 
ent invention utilizes backside illumination of any wells using Conventional readout techniques and then 
thinned CCD, whether it be four-phase, three-phase, integrating the stored pattern by driving the gate bias 
two-phase or virtual-phase (single phase with a virtual 55 potential of every CCD pixel to a potential more nega- 
second phase) in a manner which yields very high quan- tive than is normally used for imaging and sufficient to 
tum efficiency for blue, ultraviolet, far ultraviolet and reach an inversion level where excess charge current 
low energy x-ray wavelengths. However, the specific flows at sites of said positive states through the oxide 
embodiment to be described herein by way of example, layer into the pixel wells as leakage current in the stored 
and not by way of l i tat ion,  utilizes the virtual-phase 60 pattern. Once excess charge current has been integrated 
CCD because it allows storage of analog information, in the pixel wells, the gate bias potential is returned to 
such as image data, via photon or ion impact to cause normal for conventional readout. In the case of ionizing 
excess charge states representing analog information; radiation to produce a pattern of positive states on the 
stored data is retrieved by a combination of bias, charge oxide with implanted ions during fabrication, the mem- 
integration and normal CCD readout. 65 ory is permanent in that it may be repeatedly read out 
In the case of such storage by ion implant, the storage many times over an extended period of time (months if 
is permanent, whereas in the case of storage by photon the device is maintained at a cool temperature of about 
implant, the memory is reliable for only a limited num- - 130” C.). The pattern of photon created positive states 
4,798,95 8 
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DESCRIPTION OF PREFERRED 
EMBODIMENTS 
is less permanent, but it too can be read out a number of 
times, especially if operated at a cooled temperature 
(about -130' C.). If the bias potential is made more 
negative, beyond the excess charge breakpoint, this Before describing in detail preferred embodiments of 
semipermanent *formation is erased. Once the stored 5 the invention with reference to FIG. 6, additional back- 
information is gone, or no longer reliable, the ccD ground infoat ion will fmt be given on thinned back- 
side illuminated CCD structures with reference to 
FIGS. 7(a), (b) and (c). memory may be erased, and new information stored by 
Referring to FIG. 6, the photosensitive volume of a a pattern of intense photon radiation. 
The novel features of the invention are set forth with backside i l l h a t e d  cCD is a layer of high-pdty s ~ -  
phcdaricY in the appended claims. The invention will con 20, bounded on one side by an oxide layer 21, and be understood from the following When gate structure 22, and on the other side by a thinned 
read in conjunction with the drawings. region 2Da etched through a thick, low lifetime p+ 
substrate 23 on which the device is fabricated. Typi- 
15 cally, the CCD is built in an epitaxial layer on the highly 
doped substrate 23. 
For photons with !ong absorption lengthsji.e., wave- 
lengths less than 10 A or greater than 7000 A, see FIG. 
7), the quantum efficiency (QE) depends largely on the 
efficiency is the ratio of the number of electrons per 
pixel per second, which has units of electrons per inci- 
dent photon. Intermediate wavelengths have relatively 
and, throughout this spectral region, the QE depends 
largely on the transparency and reflective properties of 
CCD with an overthinned back side subjected to in- the layen that bound the photosensitive volume. As one 
tense w radiation flooding for much higher '4-m might expect, the QE performance of the CCD varies 
efficiency in accOrdance With One aspect of this h ~ e n -  30 considerably depending on the CCD technology em- 
tion. ployed. 
FIGS. 7(a), (6) and (c) illustrate the conduction and For optimum QE, the substrate of a CCD is thinned 
valence bands of a thinned, overthinned and under- to allow direct backside illumination of the sensitive 
thinned CCD. layer 20, as illustrated schematically in FIG. 7(u). In the 
FIG. 8 illustrates the conduction and valence bands 35 thinning Process, an accumulaton layer of P+ boron- 
of an 0ve-d CCD subjected to intern w flood- doped silicon is intentionally left at the back surface to 
ing in accordance with one aspect of this invention. establish a field which aids the collection of charg?. 
FIG. 9 is a plot of quantum efficiency as a function of results in an increase in QE in the 100- to 7000-A 
40 function of the surface condition and of the pf boron a wavelength of 4ooo A. accumulation profile. Ideally, thinning to the proximity 
ciency at various wavelengths as a function of wave- ial layer and the substrate will in optimum back- 
length after UV flooding with a three-phase CCD with side illumination characteristics by providing the 
'Oronene 45 proper electric field for directing signal charge to the 
FIG. 11 shows the quantum yield for a 1WX 100 Pixel potential well. There will always be an oxide frlm 26 
Subarea within a C m m  of a three-phase CCD after formed on the surface of the thinned (etched) substrate 
backside flooding with w, where overthinning had by atmospheric oxidation of the etched surface follow- 
produced high quantum efficiency (3.1), while not thin- ing the process of removing etchant. 
nhg to and through the interface of the substrate with 50 Overthinning into the sensitive epitaxial p layer 20, as 
the sensitive semiconductor material produces less shown in FIG. 7@), will yield low responsivity in this 
quantum yield (1.0) to 1.73), depending upon the thick- wavelength range because the energy bands are bent 
ness of substrate material left. downward by the positive trapped charge always found 
at the Si-SiOz. interface 27. This downward band bend- 
,,ique of backside w flooding % a function of operat- 55 ing creates an unwanted backside potential well in a 
ing he for temperatures of +200, dead zegion, i.e., a depletion region of approximately 
C. 6OOO A in depth. Electrons produced by photons pene- 
trating less than 6OOO A will collect in this backside well 
and be lost through recombination at the Si-Si02 inter- 
gate bias potential for a buried ccD' such as 60 face 27. Conversely, an excessively thick layer 28 of pf 
material shown in FIG. 7(c) will yield a low response the virtual-phase CCD of FIG. 4. 
FIG. 14 illustrates a letter E stored in a buried chan- due to recombination of short-fived e 0 r i t y  carriers in 
ne1 CCD as a positive image (white or black), either the p+ material. merefore, an ophm boron profile 
a permanent or a seApe-ent memory using either exists that most effectively directs carriers away from 
ion implantation or intense photon radiation to Create 65 the back surface without permitting subsat id  
the respective permanent or semipermanent storage of recombination. This optimum p+ layer is very dfllcdt 
the E in accordance with a second aspect of the present to achieve in practice due to nonuniform thinning of the 
invention. chip. (Absolute thinning accuracies of better than 2000 
BRIEF DESCRIFT1oN OF THE DRAWINGS 
FIG. 1 illustrates schematically a prior-art pixel of a 
FIG. 2 illustrates schematically a prior-art pixel of a 
three-phase CCD. 
virtual-phase CCD. 
pixels of a prior-art two-phase CCD. 
pixels of a prior-art phase CCD. 
FIG. 3 illustrates schematically the operation of two 20 thickness of the photosensitive volume 20. Quantum 
FIG. 4 illustrates schematically the operation of two 
FIG* illustrates miCd potential Profiles in a Prior- 25 short absorption length in 
Pixel Per second to the number of incident photons per 
and silicon dioxide art virtual-phm CCD. 
FIG* illustrates schematically a buried 
UV flood times at different operating temperatures for 
three-phase ccD quantum effi- 
range* The throughout this range is a strong 
FIG' lo of the p+ -p boundary 24 between the sensitive epiw- 
and with a --phase ccD. 
FIG. 12 is a plot of quantum efficiency for this tech- 
and -100 
FIG. 13 is a plot of unwanted charge as a function of 
7 
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b; are required to produce devices that behave uni- -W C. full charging cannot be achieved at 2537 b; (see 
formly.) FIG. 10). This effect has been attributed to a lack of 
A simple method has been discovered to promote additional thermal (kT) energy needed by the electrons 
backside accumulation of a CCD structured as shown in to overcome the potential barrier of the SiOz, which 
FIG. 6, Le., without the pf boron layer 28 as a result of 5 increases as the backside charges. It should be men- 
overthinning the back side, as shown in FIG. 7(b). It has tioned that corona discharge has been used successfully 
been found that if the overthinned CCD is subjected to to provide full charging at cryogenic temperatures and 
an intense flood of W radiation, as indicated schemati- offers advantages over W flooding for some applica- 
cally in FIG. 6, a very high and uniform blue response tions. 
cm be achieved over the array. The mechanism pro- 10 Stability of the very high QE produced by backside 
posed to explain this blue enhancement will now be charging is chiefly dependent on temperature. FIG. 12 
discussed with reference to FIG. 8. shows QE at 4OOO b; as a function of operating time for 
Ultraviolet light causes photoemission of electrons temperatures of +20’, -W, and - loo” C. The charac- 
from the valence band of the sensitive p epitaxial layer teristics shown are attributed to the discharge of elec- 
20 into the conduction band of the adjacent Si02 film 15 trons from Si02 traps at higher temperatures. Thus 
26, causing the backside potential well shown in FIG. operation at the lower, such as loo” C., temperatures 
7(b) to collapse, i.e., causing a W flood-promoted ac- results in improved stability, and it has been shown that 
cumulation layer as shown in FIG. 8, so that photoelec- very long-term stability (weeks) can be achieved at a 
trons will proceed from the back side to the front side, temperature of - 130’ C. 
as in the optimally thinned structure illustrated sche- 20 The backside discharge rate has been found to in- 
matically in FIG. 7(a), instead of being lost in a well of crease with humidity. Therefore, to assure stability of 
an overthinned but not W flooded structure illustrated the very high QE, this problem can be eliminated by 
schematically in FIG. 7(b). This process can be moni- housing the CCD in a dry environment (e.g., Nz or 
tored by measuring the QE at 4OOO b; as a function of vaccum). It has also been found that discharge of the 
W flood time, as shown in FIG. 9. Since roughly 40% 25 W flood-promoted accumulation layer o~curs when 
of 4OOO-b; light is lost due to reflection at the silicon the device is exposed to light below 1800 A, but enor- 
surface of the device, FIG. 9 shows that this W flood- mow exposures (many times full well) are required for 
ing technique achieves the full theoretical performance this discharge mechanism to have a noticeable effect. 
expected at this wavelength. The dramatic increase in Although this thinning and backside radiation flood- 
QE for photon energies above 5 eV is due to multiple 30 ing will improve the QE and uniformity of a W, far 
e-h pair generation per photon and a decrease in back- W and soft x-ray CCD of the two, three, four or virtu- 
side reflectivity. al-phase type, a three-phase CCD is preferred because it 
The improvement in QE is even more dramatic for k easier to fabricate in that it does not require ion im- 
shorter wavelengths. FIG. IO shows the QE for a thee- plantation, though it does require a more complex pat- 
phase CCD after backside W illumination. For com- 35 tern of metalization to provide for readout. However, 
parison, the QE of a three-phase CCD with coronene the virtual-phase CCD structure has the ability of stor- 
antireflector coating and a frontside-illuminated virtual- ing for repeated readout analog information, such as 
phase CCD are also presented. Here the backside- image data, in addition to forming and reading out 
illuminated sensor, which yields a QE of greater than image data that is temporarily stored in the usual man- 
200%, is far superior to the coronene-coated device. 40 ner. This is accomplished by frontside photon or ion 
For example, the absorption length at Lyman a (1216 impact on a virtual-phase CCD, causing “excess 
b;) is only 100 & hence, the W-produced accumula- charge” representing analog data. Stored data is read 
tion layer must be very thin to yield such high sensitiv- out by a combination of bias control, charge integration 
ity. This finding is supported further by measurement of and virtual-phase read out. In the case of ion impact, the 
the quantum yield. 45 data is stored indefinitely, and in the case of photon 
FIG. 11 shows the quantum yield for a l00x 100 pixel impack the data is stored for readout a number of times. 
subarea within a comer of a three-phase CCD after The excess charge may be discharged to erase the infor- 
backside charging with W light flood. Several m e r -  mation stored by photon impact, and then recreated in 
ent yields are observed, which have been correlated to a new pattern of information, thus providing a program- 
regions of merent boron accumulation layer thick- 50 mable read-only memory, as contrasted with the perma- 
nesses caused by uneven thinning. A low quantum yield nent read-only memory created by ion impact. 
is measured where the device is thick and recombina- Virtual-Phase CCD Memory 
tion k high due to the p+ layer 23. Areas ehinned ThistechniqueofprovidingaCCDmemory(perma- 
through the p+ layer show very uniform U V  response nent or programmable) is based upon an “excess 
and near-theoretical quantum yield (3 e-/photon). It 55 charge” phenomenon that has been discovered in the 
can be concluded that each photon charge packet (3 e-) fabrication of a virtual-phase CCD, which requires ion 
remains intact without recombination loss, implying implantation to form the virtual barrier and potential 
that the backside flood-proornoted accumulation layer 29 well of each cell, as described with reference to FIG. 2. 
is indeed very thin (< 50 A). The phenomenon results from positively charged ions 
As FIG. 8 shows, 4.25 eV of energy is required to 60 created in the oxide 11 by excessive ion implantation 
cause photoemission of electrons from the valence band while forming the virtual barriers and potential wells. 
of silicon into the conduction band of Si02; therefore, This ionization of the Si02 film creates leakage currents 
backside illumination charging can only be achieved which mix with the desired signal charge located within 
using wavelengths below 2915 A. A light flood using the active (photosensitive) regions of the CCD, thereby 
2537 A (mercury lamp) has 0.7 eV more energy than is 65 degrading the signal-to-noise ratio of the CCD sensor. 
required for this purpose and works very well at room Annealing the oxide decreases the oxide conductivity, 
temperature. Charging at colder temperatures sign& thereby decreasing the leakage currents. This annealing 
cantly increases the required W flood time, and below is accomplished by biasing the control gate potential 
9 
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past channel inversion into what is called the “excess tive bias potential, causing an increase in silicon dioxide 
charge” region (see FIG. 13) where electrons flow leakage currents. This may be done at any gate bias 
freely into the oxide, recombining with the radiation- potential below Vgh but preferably less negative than 
induced positive states in the oxide film. As a result, the Vg2, or even at zero gate bias potential. To read out the 
conductivity of the oxide is decreased to its normal 5 photon-radiation image stored, the gate bias is first set 
value. more negative than the normal readout potential such as 
Referring to FIGS. 4 and 5, which illustrate schemat- at - 14.5 V, well below (less negative than) the break- 
ically a cross section of a pixel in a virtual-phase CCD point bias potential for the device, which in this exam- 
and a typical potential profile, respectively, it should be ple illustrated in RG. 13 is found to be - 17 V. Leakage 
recalled that during integration of charge units while a 10 current through the oxide in the area under the E will 
shutter is open, the gate bias potential is held at a level then flow into the CCD wells. After integrating this 
near the excess charge region, typically -14.5 V, in current for a brief period, the gate bias potential is re- 
order for the potential profile to be along the solid line turned to about - 14 v, or some bias potential between 
in FIG. 4. For transfer during readout, the gate bias - 14 V and - 12 V, where the excess charge conductiv- 
potential is raised, typically from - 14.5 V to - 14 V in 15 ity of the oxide is reduced while the virtual-phase CCD 
order for the potential profile to be along the dashed is read out in the usual m e r ,  as described with refer- 
line shown in FIG. 4. Following readout the gate bias ence to FIGS. 4 and 5. The image read out will be a 
potential is again made negative at a level beyond the positive image of the E (white with black background). 
integration potential for standby, typically -17.5 V. The image thus stored is semipermanent, because 
The three active potential profiles are plotted as a func- 20 each time the pixels are biased for integration, some 
tion of distance from the Si-Si02 interface in FIG. 5 for electrons may migrate through the oxide region, annihi- 
the following gate bias potentials: lating the positive states produced at sites of defects in 
Vgl = - 12 V (reference) the oxide by the photon radiation. However, the image 
Vg2= - 14 V (readout) may otherwise be stored for a long time if operated at a 
Vg3= - 14.5 V (integration) 25 low temperature (- 120” to - 140‘ C.). Repeated read- 
The separate potential profiles are identified in FIG. out is possible if, during integration of the stored images 
5 by the corresponding subscripts in a circle. FIG. 13 in the pixel wells just prior to readout, the gate bias 
then shows the unwanted charge produced at those gate potential is not carried much beyond the point 3 in FIG. 
bias potentials. Each portion of the plot attributed to the 13, where spurious conduction gives way to the desired 
four different bias potentials including the standby bias 30 inverted conduction. 
potential Vd= - 17.5, are then idenflied in FIG. 13 by To erase the stored image, the gate bias potential is 
the same subscript in a circle. From FIG. 13, it can be carried past inversion into the excess charge region, i.e., 
seen that an excess charge breakpoint occurs at V& an beyond point 4 in FIG. 13, Le., past - 17 V in this exam- 
erase/standbay voltage of typically - 17.5 V, and spuri- ple, to a more negative potential. This anneals the oxide 
ous charge occurs between V, and Vg3, the read out 35 of positively charges ions, which caused the leakage 
voltage Vg2 being typcially - 14 V, one half volt more currents in selected areas (the E in the example of FIG. 
positive than the integration voltage Vg3 of - 14.5 V. 14) by annihilation of the positive states. As a result of 
These spurious and excess charge characteristics are this annealing process, the conductivity of the oxide is 
caused by positive states in the oxide, either created by decreased back to its normal value for conventional 
ion implantation or ionizing radiation, such as strong 40 imaging. 
W radiation. Either will release silicon dioxide leakage If desired, analog information stored in the oxide 
currents called “excess charge.” This excess charge is layer may be read out while conventional image read- 
released into the depletion region of the virtual-phase out takes place. This is accomplished by limiting expo- 
CCD where image signal charge is to residue, i.e., into sure of the CCD to below full well so as not to wash out 
the pixel wells. In accordance with one species of this 45 the stored information, Le., by operating the virtual- 
invention, ionizing radiation can be used to store in the phase CCD at bias potentials below points 2 and 3 of 
oxide of the device analog information in the form of a FIG. 4. The result will be the stored information super- 
radiation produced positive state in the oxide. As will be imposed on the conventional image. Upon storing the 
described more fully hereinafter, the stored information analog information, and prior to reading out the analog 
is semipermanent. It can be read several times over an 50 information, or using the virtual-phase CCD for con- 
extended period. The perid tends to be shorter as oper- ventional imaging, the pixel wells are emptied by a 
ating temperatures increase, but at - 1120’ to - 130’ C., conventional readout procedure. 
the storage time may be as long as a day, while at -20’ Permanent Memory Image Storage and Readout 
C., the storage time may be only a few hours. In the case If a deliberate information pattern of excess ion im- 
of positive states produced in the oxide by implanted 55 plantation is produced in a buried channel CCD, such as 
ions, in accordance with a second species of the inven- the virtual-phase CCD at the time it is fabricated, and 
tion, the information stored is permanent. Come- then subjected to normal annealing, the excess charge 
quently, by using unwanted excess charge to advantage, breakpoint of the pattern is shifted to a less negative 
it is possible to provide a programmable (semiperma- potential due to migrating electrons annihilating some 
nent) read-only memory, or a permanent read-only 60 of the positive states of the implanted ions. Then operat- 
memory. ing with a new breakpoint thus established, the memory 
Semipermanent Image Storage and Readout is operated as in the case of the semipermanent memory. 
FIG. 14 illustrates a charge image of an E produced First the gate bias potential is made more negative until 
entirely within the silicon dioxide of a virtual-phase the inversion region is reached, a potential at or just 
CCD through a mask. The area within the E was thus 65 slightly more negative than point 3 in FIG. 13. Integra- 
exposed to photon radiation which produced positive tion of leakage current through the oxide then takes 
states in the oxide, thereby shifting the excess charge place in the pixel well. After that the potential is re- 
breakdown in an upward direction, i.e., to a less nega- duced to about - 14 V for normal readout. 
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The new breakpoint established after normal anneal- out to clear the pixels of any stored charge. Then, mem- 
ing may decrease slowly as electrons due to thermal ory integration fills the pixel wells with stored charges 
agitation annihilate positive states, until the breakpoint according to the pattern stored in memory for readout 
reaches an equilibrium level. However, under dark in the conventional way. In other words, the informa- 
conditions, the breakpoint level will remain stationary 5 tion stored in the oxide must be first transformed into 
for long periods of time (weeks), especially if the device pixel charges and then read out. Otherwise, conven- 
is operated at a low temperature (- 120' to - 140" C.). tional imaging readout will take place, i.e., only conven- 
Consequently, the memory may be read out reliably tional optical image charges will frll the pixel well for 
many times over an extended period of time. Thereaf- conventional readout. In either casep permanent or 
ter, the memory can be restored by again subjecting it to 10 semipermanent memory, the stored information is 
ion implantation in the desired pattern, or used as a erased by increasing the negative gate bias potential 
temporary memory by radiating with intense photon beyond inversion into the excess charge region. A semi- 
radiation to replace the positive states of the annealed permanent information pattern may thereafter be stored 
ions with positive states produced by photon radiation. by decreasing the negative bias potential below the 
buried channel CCD by a localized increase in trapping Although particular embodiments of the invention 
sites in the oxide due to excess ion implantation in a have been described and illustrated herein, it is recog- 
desired pattern. That causes the excess charge image to nized that modifications and variations may readily 
form for readout under the proper integration bias (typi- occur to those skilled in the art. Consequently, it is 
cally -14.5 V) for subsequent readout under normal 20 intended that the claims be interpreted to cover such 
biasing conditions. The same effect may be created on modifcations and variations. 
the device with an intense light source: photon stimula- What is claimed is: 
tion empties existing trapping sites, thus creating posi- 1. A method for storing and reading out information 
tive states that are the equivalent of implanted ions in a buried channel charge-coupled-device imaging 
which changes the excess charge breakpoint in the area 25 sensor having an oxide layer on the front side over an 
of the intense photon radiation. The effect is idential to array of pixels in a layer of photosensitive semiconduc- 
the permanent memory created by implanted ions, ex- tor produced on a substrate material, and charge trans- 
cepe that it is a temporary condition-repeated readout fer gates for reading out image charges €om wells of 
will eventually destroy the memory, and the device said array of pixels, comprising the steps of storing said 
must be stored in dark, cold (-W) conditions, and 30 analog information as positive states in said oxide layer 
biased with low gate voltage. The virtual phase CCD created by ionization radiation in a desired pattern with 
may thus be used as an analog version of digital mem- conveys said information, and repeatedly reading out 
OW: said information stored in said oxide layer by first cleae- 
1. Permanent read-only memory @OM) pro- ing said chargecoupled-device pixel wells by using 
grammed during device fabrication by excess ion im- 35 conventional charge transfer procedures for image 
plantation, either by stopping the ion beam from time to readout from said charge-coupled-device, then driving 
time in a desired pattern, or modulating the intensity of the gate bias potential of every charge-coupled-device 
the beam in the desired pattern. pixel well to a potential more negative than required for 
2. Semipermanent read-only memory (PROM) user imaging and sufficient to reach an inversion level where 
programmed by a pattern of intense photon radiation 40 excess charge current flows at sites of said positive 
that may be easily erased to store a new pattern. In both, states through the oxide layer into said pixel wells as 
the gate bias voltage is made sufficiently negative (e.g., leakage current in the stored pattern, and thereafter, 
- 14.5 V) to rech the inversion region of leakage cur- having integrated excess charge current in said pixel 
rent through the oxide. This may be referred to as the wells, reading said analog information from said pixel 
memory integration mode. Then the gate bias is made 45 wells by using conventional charge transfer procedures 
less negative (e.g., -14 V) in preparation for normal for image readout from said charge-coupled-device, 
readout effected by making the gate bias voltage even thus clearing said pixel array for subsequent imaging in 
less negative, as described with reference to FIGS. 4 a conventional way. 
and 5 for conventional read-out. For normal integration 2. A method as defined in claim 1 wherein said ioniz- 
of an optical image, the gate bias potential is low (e.g., 50 ing radiation is an ion beam for a permanent storage of 
- lab V). Charge transfer for readout is accomplished by said analog information. 
raishg the gate bias potential (e.g., + 1 V). 3. A method as defined in claim 1 wherein said io&- 
It should be noted that the applied gate voltage is ing radiation is an intense photon beam for a semiperma- 
distinct from the gate bias potential. The latter is the net nent storage of said analog information. 
field potential produced by the device states and the 55 4. A method as defined in claim 3 including the fur- 
applied voltage, but generally the procedure for read- ther step of driving said gate bias potential more nega- 
out of the CCD pixels is achieved by alternately de- tive than necessary for creating excess charge current to 
creasing the applied negative voltage to zero or beyond annihilate said positive states, thereby erasing said 
to some small positive level, thus allowing the gate stored analog information whenever desired. 
potential to increase to the solid line level in FIG. 2, and 60 5. A charge-coupled-device imaging sensor with in- 
increase the applied negative voltage, thus driving the creased quantum efficiency for blue, ultraviolet, far 
gate potential down to the dashed line level. Each time ultraviolet and low energy x-ray wavelengths compris- 
this sequence is repeated, the stored charges of the ing 
pixels aee transferred one pixel position. For readout of 
the memory (permanent or semipermanent), it is simply 65 
necessary to increase the applied negative voltage, thus 
driving the gate potential down to the inversion level 
(e.g., - 14.5 V). But first the virtual-phase CCD is read 
In sumrnary, a permanent memory is created in a 15 normal readout potential, as noted hereinbefore. 
a p+-doped semiconductor substrate, 
a p-doped semiconductor layer sensitive to photon- 
gates deposited on said semiconductor layer to define 
lumination, 
an array of pixels, and 
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a region beneath said array of pixels thinned from the 7. A charge-coupled-device imaging sensor as de- 
backside through said substrate to expose said p- fined in claim 6 wherein said sensitive material is p- 
doped photosensitive semiconductor material, and doped silicon. 
a native oxide film over said exposed p-doped pho- 8. A charge-coupled-device imaging sensor as de- 
tosensitive semiconductor material, !caving a re- 5 fmed in claim 7 wherein said sensitive material is p- 
gion of unwanted wells about 6OOO A deep under doped HgCdTe. 
said oxide film, and momentary illumination of said 9. A charge-coupled-device imaging sensor as de- 
imaging sensor through said oxide film with intense fined in claim 7 having an oxide layer on the front side 
ultraviolet photons penetrating into said region to over said sensitive semiconductor material, and analog 
produce photoemission of electrons from the va- 10 information stored in said oxide layer as positive states 
lence band of said photosensitive semiconductor created by ionizing radiation. 
material to the conduction band of said oxide that 10. A charge-coupled-device imaging sensor as de- 
migrate to electron traps in said oxide film, thereby fined in claim 9 wherein said ionizing radiation is com- 
causing a buildup of negative charge that promotes prised of an ion beam for a permanent storage of said 
an accumulation of holes at the interface of said 15 analog information. 
oxide film and said sensitive material, causing said 11. A chargecoupled-device imaging sensor as de- 
unwanted wells in said region to collapse. fined in claim 10 wherein said ionizing radiation is com- 
6. A charge-coupled-device imaging sensor as de- prised of an intense photon beam for a semipermanent 
fined in claim 5 wherein said sensitive material is storage of said analog information. * * * * *  thinned to approximately 10 pm. 20 
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